A.I. Accelerated Computing Lab
Development of State Space Reduction Algorithm and CAD Tools for Asynchronous Circuit Verification
completed
Mar 1997 – Feb 1999
Korea Science and Engineering Foundation