A.I. Accelerated Computing Lab
Development of Efficient Logic Synthesis and Performance Evaluation Methodologies for Asynchronous Circuits Design Based on Signal Transition Graphs
completed
Sep 1996 – Aug 1998
Korea Science and Engineering Foundation